Reaction–diffusion chemistry implementation of associative memory neural network
نویسندگان
چکیده
منابع مشابه
VLSI Implementation of a High-Capacity Neural Network Associative Memory
In this paper we describe the VLSI design and testing of a high capacity associative memory which we call the exponential correlation associative memory (ECAM). The prototype 3J.'-CMOS programmable chip is capable of storing 32 memory patterns of 24 bits each. The high capacity of the ECAM is partly due to the use of special exponentiation neurons, which are implemented via sub-threshold MOS tr...
متن کاملAssociative Memory Implementation with Artificial Neural Networks
The first description of ANN integrated circuit implements a continuous time analog circuit for AM. The design used a 22 x 22 matrix with 20,000 transistors, averaging 40 transistors per node to implement a Hopfield AM network. The design faced a scalability challenge at higher levels of integration. The paper advocates handling larger problems by a collection of smaller networks or hierarchica...
متن کاملAn Associative Memory Artificial Neural Network System
This paper presents an artificial neural network system using Hopfield and Kosko associative memory algorithms. Both of algorithms are used for recognising patterns from partial/noisy input or from other associated patterns. The recognition rate of the system has been effectively improved by adjusting the network’s parameters and by modifying the associative memory function for converging to a ...
متن کاملNeural Network Applications F1.4 Associative memory
This section considers how neural networks can be used as associative memory devices. It first describes what an associative memory is, and then moves on to describe associative memories based on feedforward neural networks and associative memories based on recurrent networks. The section also describes associative memory systems based on cognitive models. It also highlights the ability of neur...
متن کاملA Hardware Implementation of a Binary Neural Associative Memory
A significant bottleneck to the use of associative memories in real-time systems is the amount of data that requires processing. The aim of this paper is to present the work that produced a dedicated hardware design that will run a major part of the ADAM algorithm. The work selected a portion of the algorithm to implement using FPGA technology. The Sum And Threshold (SAT) processor has been sim...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Parallel, Emergent and Distributed Systems
سال: 2016
ISSN: 1744-5760,1744-5779
DOI: 10.1080/17445760.2016.1155579